


APPENDIX B

ADD.L

Description:

The ADD.L instruction adds the low 32 bits of R_m to the low 32 bits of R_n and stores the sign-extended 32-bit result in R_d . Bits $R_m < 32 \text{ FOR } 32>$ and $R_n < 32 \text{ FOR } 32>$ are ignored.

Operation:



ADD.L R_m, R_n, R_d

```
source1 ← SignExtend32( $R_m$ );
source2 ← SignExtend32( $R_n$ );
result ← SignExtend32(source1 + source2);
 $R_d \leftarrow \text{Register(result)}$ ;
```

ADDZ.L

Description:

The ADDZ.L instruction adds the low 32 bits of R_m to the low 32 bits of R_n and stores the zero-extended 32-bit result in R_d . Bits $R_m<32\text{ FOR }32>$ and $R_n<32\text{ FOR }32>$ are ignored.

Operation:

ADDZ.L

000000	m	1100	n	d	r
31	26 25	20 19	16 15	10 9	4 3 0

ADDZ.L R_m, R_n, R_d

```
source1 ← ZeroExtend32( $R_m$ );
source2 ← ZeroExtend32( $R_n$ );
result ← ZeroExtend32(source1 + source2);
 $R_d \leftarrow \text{Register(result)}$ ;
```

ADDI.L

Description:

The ADDI.L instruction adds the low 32 bits of R_m to the sign-extended value of the immediate s , and stores the sign-extended 32-bit result in the register R_d . Bits $R_m<32\text{ FOR }32>$ are ignored.

Operation:

ADDI.L

110101	m	s	d	r
31	26 25	20 19	10 9	4 3 0

ADDI.L R_m, s, R_d

```
source1 ← SignExtend32( $R_m$ );
source2 ← SignExtend10( $s$ );
result ← SignExtend32(source1 + source2);
 $R_d \leftarrow \text{Register(result)}$ ;
```

SHLLI.L

Description:

The SHLLI.L instruction logically left shifts the lower 32 bits of R_m by $s < 0$ FOR $s >$ and stores the sign-extended 32-bit result in R_d .

Operation:

SHLLI.L

110001	m	0000	s	d	r	
31	26 25	20 19	16 15	10 9	4 3	0

SHLLI.L R_m, s, R_d

```
source1 ← ZeroExtend32( $R_m$ );
source2 ← ZeroExtend5(SignExtend6(s));
result ← SignExtend32(source1 << source2);
 $R_d \leftarrow \text{Register(result)}$ ;
```

SHLRI.L

Description:

The SHLRI.L instruction logically right shifts the lower 32 bits of R_m by $s < 0$ FOR $s >$ and stores the sign-extended 32-bit result in R_d .

Operation:

SHLRI.L

110001	m	0010	s	d	r
31 26 25	20 19	16 15	10 9	4 3	0

SHLRI.L R_m, s, R_d

```
source1 ← ZeroExtend32( $R_m$ );
source2 ← ZeroExtend5(SignExtend6(s));
result ← SignExtend32(source1 >> source2);
 $R_d \leftarrow \text{Register(result)}$ ;
```

SHLLD.L

Description:

The SHLLD.L instruction logically left shifts the lower 32 bits of R_m by $R_n < 0$ FOR $S >$ and stores the sign-extended 32-bit result in R_d .

Operation:

SHLLD.L									
000001	m	0000	n	d	r	4	3	0	
31	26	25	20	19	16	15	10	9	8

SHLLD.L R_m, R_n, R_d

```
source1 ← ZeroExtend32( $R_m$ );
source2 ← ZeroExtend5( $R_n$ );
result ← SignExtend32(source1 << source2);
 $R_d \leftarrow \text{Register(result)}$ ;
```

SHLRD.L

Description:

The SHLRD.L instruction logically right shifts the lower 32 bits of R_m by $R_n < 0$ FOR $s >$ and stores the sign-extended 32-bit result in R_d .

Operation:

SHLRD.L

000001	m	0010	n	d	r	
31	26 25	20 19	16 15	10 9	4 3	0

SHLRD.L R_m, R_n, R_d

```
source1 ← ZeroExtend32( $R_m$ );
source2 ← ZeroExtend5( $R_n$ );
result ← SignExtend32(source1 >> source2);
 $R_d \leftarrow \text{Register(result)}$ ;
```

SHARD.L

Description:

The SHARD.L instruction arithmetically right shifts the lower 32 bits of R_m by $R_n < 0$ FOR 5> and stores the sign-extended 32-bit result in R_d .

Operation:

SHARD.L							
000001	m	0110	n	d	r		
31	26 25	20 19	16 15	10 9	4 3	0	

SHARD.L R_m, R_n, R_d

```
source1 ← SignExtend32( $R_m$ );
source2 ← ZeroExtend5( $R_n$ );
result ← SignExtend32(source1 >> source2);
 $R_d \leftarrow \text{Register(result)}$ ;
```

LDHI.L

Description:

Load the high part of a misaligned, signed long-word from memory to a general-purpose register.

Operation:

LDHI.L									
110000	m	0110	s	d	r				
31	26	25	20	19	16	15	10	9	4
									3

LDHI.L R_m, s, R_d

```
base ← ZeroExtend64(Rm);
offset ← SignExtend6(s);
address ← base + offset;
count ← (address ∧ 0x3) + 1;
address ← ZeroExtend64(address ∧ (~ 0x3));
count8 ← count × 8;
shift ← ZeroExtend5((~ ((base + offset) ∧ 0x3)) × 8);
mem ← ZeroExtendcount8(MisalignedReadMemorycount8(address));
IF (IsLittleEndian())
    result ← SignExtend32(mem << shift);
ELSE
    result ← ZeroExtend32(mem);
Rd ← Register(result);
```

LDLO.L

Description:

Load the low part of a misaligned, signed long-word from memory to a general-purpose register.

Operation:

LDLO.L

110000	m	0010	s	d	r	
31 26	25	20 19	16 15	10 9	4 3	0

LDLO.L R_m, s, R_d

```
base ← ZeroExtend64(Rm);
offset ← SignExtend6(s);
address ← ZeroExtend64(base + offset);
count ← 4 - (address  $\wedge$  0x3);
count8 ← count  $\times$  8;
shift ← (address  $\wedge$  0x3)  $\times$  8;
mem ← ZeroExtendcount8(MisalignedReadMemorycount8(address));
IF (IsLittleEndian())
    result ← ZeroExtend32(mem);
ELSE
    result ← SignExtend32(mem << shift);
Rd ← Register(result);
```

STH.L

Description:

Misaligned store of the high part of a long-word from a general-purpose register to memory.

Operation:

STH.L							
111000	m	0110	s	y	r		
31	26	25	20 19	16 15	10 9	4 3	0

STH.L R_m, s, R_y

```
base ← ZeroExtend64(Rm);
offset ← SignExtend6(s);
value ← ZeroExtend32(Ry);
address ← base + offset;
count ← (address ∧ 0x3) + 1;
address ← ZeroExtend64(address ∧ (~ 0x3));
IF (IsLittleEndian())
    start ← (4 - count) × 8;
ELSE
    start ← 0;
count8 ← count × 8;
MisalignedWriteMemorycount8(address, value < start FOR count8 >);
```

STLO.L

Description:

Misaligned store of the low part of a long-word from a general-purpose register to memory.

Operation:

STLO.L

111000	m	0010	s	y	r
31 26 25	20 19	16 15	10 9	4 3	0

STLO.L R_m, s, R_y

```
base ← ZeroExtend64(Rm);
offset ← SignExtend6(s);
value ← ZeroExtend32(Ry);
address ← ZeroExtend64(base + offset);
count ← 4 - (address ∧ 0x3);
IF (IsLittleEndian())
    start ← 0;
ELSE
    start ← (4 - count) × 8;
count8 ← count × 8;
MisalignedWriteMemorycount8(address, value<start FOR count8>);
```